

#### **DEPARTMENT OF SCIEMCE**

#### **COURSE OUTLINE – WINTER 2017**

# CS3290 (A3): COMPUTER ORGANIZATION AND ARCHITECTURE II – 3 (3-0-3) 90 Hours over 15 Weeks

<b>INSTRUCTOR:</b>	Libero Ficocelli	<b>PHONE:</b>	780 539-2825
<b>OFFICE:</b>	C424	E-MAIL:	LFicocelli@gprc.ab.ca
<b>OFFICE HOURS:</b>	TBA		

#### CALENDAR DESCRIPTION:

Digital circuits, combinational systems, memory, register transfer, control logic design, CPU design, and advanced topics on micro-architectures.

### PREREQUISITE(S)/COREQUISITE: CS2290 or permission of the instructor

#### **REQUIRED TEXT/RESOURCE MATERIALS:** Online materials will be provided

Recommended Text :

Logic and Computer Design Fundamentals 5<sup>th</sup> edition (older editions acceptable) Morris Mano, Charles Kime, Tom Martin Pearson Education

### **DELIVERY MODE(S):** In class lecture

#### **COURSE OBJECTIVES:**

Students will be introduced to digital computer architecture and its underlying digital logic including topics such as:

- integrated circuits from basic logic gates to more complex chips (registers and ALUs)
- fundamentals of digital logic analysis and design.
- Boolean Algebra and its relation to circuit design and minimization
- combinational (no memory component) and sequential (memory) logic
- single bit memory to more organized memory such as registers.
- datapaths, control unit design and generic cpu design.

### **LEARNING OUTCOMES:**

Students will be able to :

- Understand and manipulate Boolean logic
- Design and build combinational circuits to perform a variety of tasks
- Design and build sequential circuits to perform a variety of tasks
- Reduce both sequential and combinational circuits
- Build a simple cpu which will include registers, alu, datapath and all the necessary circuitry required to decode and execute program code presented in a binary format.

## TRANSFERABILITY:

University of Alberta, University of Calgary, University of Lethbridge, Athabasca University, Augustana Faculty (University of Alberta), King's University College

\*Warning: Although we strive to make the transferability information in this document up-to-date and accurate, the student has the final responsibility for ensuring the transferability of this course to Alberta Colleges and Universities. Please consult the Alberta Transfer Guide for more information. You may check to ensure the transferability of this course at Alberta Transfer Guide main page <a href="http://www.transferalberta.ca">http://www.transferalberta.ca</a> or, if you do not want to navigate through few links, at <a href="http://alis.alberta.ca/ps/tsp/ta/tbi/onlinesearch.html?SearchMode=S&step=2">http://alis.alberta.ca/ps/tsp/ta/tbi/onlinesearch.html?SearchMode=S&step=2</a>

\*\* Grade of D or D+ may not be acceptable for transfer to other post-secondary institutions. **Students** are cautioned that it is their responsibility to contact the receiving institutions to ensure transferability

### **EVALUATIONS:**

Lab/Homework	
Assignments	30%
Class Quizzes	10%
Midterm	25%
Final Exam	35%

### **GRADING CRITERIA:**

Please note that most universities will not accept your course for transfer credit **IF** your grade is **less than C-**.

Alpha	4-point	Percentage	Alpha	4-point	Percentage
Grade	Equivalent	Guidelines	Grade	Equivalent	Guidelines
A+	4.0	90-100	C+	2.3	67-69
А	4.0	85-89	С	2.0	63-66
A-	3.7	80-84	C-	1.7	60-62
B+	3.3	77-79	D+	1.3	55-59
В	3.0	73-76	D	1.0	50-54
B-	2.7	70-72	F	0.0	00-49

### COURSE SCHEDULE/TENTATIVE TIMELINE:

- Boolean Algebra (basic identities, algebraic manipulation)
- Logic gates
- Cannonical Forms (minterms, maxterms, SOP, POS)
- Applications of Boolean Algebra
- Karnaugh Maps (2,3,4,5 variable maps, implicants prime/essential, covering set)
- Quine-McCluskey Method
- Decoders/Encoders/Priority Encoders (decoder expansion)
- Multiplexers/Demultiplexer (use of MUX in Boolean Function Implementation)
- Latches/Flip-Flops (S-R, D, J-K, Master-Slave, Edge triggered)
- Sequential Circuits (Characteristic/Excitation Tables, state diagrams, analysis and design)
- Mealy/Moore Machines,
- State Minimization
- Counters (Ripple, Synchronous, Asynchronous, arbitrary, ring)
- Registers (Shift, Bidirectional shift, Parallel load)
- RAM (Static, Dynamic, RAM cells, address decoding, read/write, bit slice model)
- PLDs (ROM, PROM, PLA, PAL)
- VHDL
- Register transfers and Data Paths (registers, buses, ALU, micro-operations, control words)

### **STUDENT RESPONSIBILITIES:**

- The Student must pass the theory/concepts portion of the course in order to obtain a passing grade for the term. In other words a student must obtain 35 out of a possible 70 exam based marks which includes all components except the lab assignments.
- LAB attendance is mandatory. You must clear all absences with me; failure to comply will result in a failing grade for the course!

# STATEMENT ON PLAGIARISM AND CHEATING:

Cheating and plagiarism will not be tolerated and there will be penalties. For a more precise definition of plagiarism and its consequences, refer to the Student Conduct section of the College Admission Guide at <u>http://www.gprc.ab.ca/programs/calendar/</u> or the College Policy on Student Misconduct: Plagiarism and Cheating at <u>www.gprc.ab.ca/about/administration/policies/\*\*</u>

\*\*Note: all Academic and Administrative policies are available on the same page.